Transaction-Level Models, or TLM designs, represent a substantial paradigm evolution in hardware design. Moving from traditional RTL (Register-Transfer Level) descriptions, TLMs abstract away detailed implementation aspects, focusing instead on representing the behavior of hardware blocks as transactions. This permits engineers to investigate archi